A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2012.2211628
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

High-Efficiency Low-Power Flash ADC for High-Speed Transceivers

CVR Journal of Science & Technology
2013English

A High-Level Synthesis Methodology for Dedicated DSP Architectures

The International Conference on Electrical Engineering
1999English

High Efficiency Microwave Power Amplifier Design

English

Design Optimization of Parallel Manipulators for High-Speed Precision Machining Applications

IFAC Proceedings Volumes
2009English

Design and Simulation for a High-Efficiency Class-B Power Amplifier

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2017English

Adaptive Control Methodology for High-Performance Low-Power VLSI Design

2009English

Design Techniques for High-Speed I/Os: Challenges and Opportunities

Journal of Electrical & Electronic Systems
2014English

A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications

International Journal of Computer Applications
2015English

Decoupled Computer Architectures for Very High-Speed Technologies

1993English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy