A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications
International Journal of Computer Applications
doi 10.5120/21541-4531
Full Text
Open PDFAbstract
Available in full text
Date
July 18, 2015
Authors
Publisher
Foundation of Computer Science