A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications

International Journal of Computer Applications
doi 10.5120/21541-4531
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Parallel Algorithms for Simulation and Optimization of On-Chip Power Grid Networks

English

Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits

IEE Proceedings - Computers and Digital Techniques
2002English

A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures

2007English

Heterogeneous Chip Multiprocessor Architectures for Big Data Applications

2016English

On-Chip Digital Power Supply Control for System-On-Chip Applications

2005English

Dynamic Reconfiguration of 3D Photonic Networks-On-Chip for Maximizing Performance and Improving Fault Tolerance

2012English

Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1998English

A Technique for Low Energy Mapping and Routing in Network-On-Chip Architectures

2005English

A System on Chip (Soc) - High-Performance Power Drive Applications - SVPWM Based Voltage Source Inverter

International Journal of Computer Applications
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy