Amanote Research

Amanote Research

    RegisterSign In

Quantum Circuit Optimization by Hadamard Gate Reduction

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-319-08494-7_12
Full Text
Open PDF
Abstract

Available in full text

Categories
Computer ScienceTheoretical Computer Science
Date

January 1, 2014

Authors
Nabila AbdessaiedMathias SoekenRolf Drechsler
Publisher

Springer International Publishing


Related search

A Power Optimization Method Considering Glitch Reduction by Gate Sizing

1998English

Quantum Circuit Design for Objective Function Maximization in Gate-Model Quantum Computers

Quantum Information Processing
Electronic EngineeringSignal ProcessingStatisticalNonlinear PhysicsSimulationOpticalElectricalMagnetic MaterialsModelingElectronicTheoretical Computer Science
2019English

Design of Quantum Circuit for Full Adder Using HNG Gate

International Journal of Engineering and Technology
Transfer ProcessesFluid FlowMechanical EngineeringAerospace Engineering
2020English

Finding Hadamard Matrices by a Quantum Annealing Machine

Scientific Reports
Multidisciplinary
2019English

Gate Level Transistor Sizing by Nonlinear Optimization.

English

Experimental Demonstration of a Hadamard Gate for Coherent State Qubits

2011English

Quantum Circuit Learning

Physical Review A
OpticsAtomicMolecular Physics,
2018English

Quantum-Circuit Refrigerator

Physics Today
AstronomyPhysics
2017English

Heralded Quantum Gate Between Remote Quantum Memories

Physical Review Letters
AstronomyPhysics
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy