A Power Optimization Method Considering Glitch Reduction by Gate Sizing

doi 10.1145/280756.280907
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy