Amanote Research
Register
Sign In
A Power Optimization Method Considering Glitch Reduction by Gate Sizing
doi 10.1145/280756.280907
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 1998
Authors
Masanori Hashimoto
Hidetoshi Onodera
Keikichi Tamaru
Publisher
ACM Press
Related search
Gate Sizing for Constrained Delay/Power/Area Optimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Gate Level Transistor Sizing by Nonlinear Optimization.
Quantum Circuit Optimization by Hadamard Gate Reduction
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits
Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology
CVR Journal of Science & Technology
A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Preliminary Sizing and Optimization of a Micro Solar Power Plant by a Parametric Sensitivity Study
Environmental Engineering and Management Journal
Management
Monitoring
Policy
Law
Environmental Engineering
Pollution
Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits
Advances in Radio Science
Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology
CVR Journal of Science & Technology
