Amanote Research
Register
Sign In
New Erase Verify Scheme for Improving the Cycling Endurance of 2xnm NAND Flash Cell
doi 10.7567/ssdm.2012.b-2-1
Full Text
Open PDF
Abstract
Available in
full text
Date
September 25, 2012
Authors
J. Kim
T. Youn
S. Seo
N. Park
S. Yi
E. Park
H. Kim
H. Yang
K. Noh
S. Park
S. Lee
Publisher
The Japan Society of Applied Physics
Related search
Alternative Erase Verify: The Optimization for Longer Data Retention of NAND FLASH Memory
International Journal of Control and Automation
Control
Systems Engineering
A Novel Three-Dimensional NAND Flash Structure for Improving the Erase Performance
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Bit Error Generation for NAND Flash Memory
Drain Disturb Relaxation by Substrate Bias Selecting Scheme for Sector Erase Flash Memory With Conventional Single Stacked Gate Cell Structure
FSAF: File System Aware Flash Translation Layer for NAND Flash Memories
Verify Level Control Criteria for Multi-Level Cell Flash Memories and Their Applications
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
Extending the Lifetime of NAND Flash Memory by Salvaging Bad Blocks
RRWL: Round Robin-Based Wear Leveling Using Block Erase Table for Flash Memory
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Container Density Improvements With Dynamic Memory Extension Using NAND Flash
