Drain Disturb Relaxation by Substrate Bias Selecting Scheme for Sector Erase Flash Memory With Conventional Single Stacked Gate Cell Structure
doi 10.7567/ssdm.1997.a-4-1
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 1997
Authors
Publisher
The Japan Society of Applied Physics