Amanote Research
Register
Sign In
Design of a Switching Node (Router) for On-Chip Networks
doi 10.1109/icasic.2003.1277494
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2003
Authors
Unknown
Publisher
IEEE
Related search
A Low Latency Wormhole Router for Asynchronous On-Chip Networks
Design of Priority Based Reconfigurable Router in Network on Chip
Informacije MIDEM
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
A Novel Ingress Node Design for Video Streaming Over Optical Burst Switching Networks
Optics Express
Optics
Atomic
Molecular Physics,
Performance Evaluation of CDMA Router for Network-On-Chip
International Journal of VLSI Design & Communication Systems
Service-Based Design of Systems on Chip and Networks on Chip
Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices
A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures
AOCR: Adaptive on Chip Router Algorithm for Multicore Domain Controller Platform
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Analysis of a Tandem Network Model of a Single-Router Network-On-Chip
Annals of Operations Research
Management Science
Decision Sciences
Operations Research
Joint Multicast Routing and Network Design Optimisation for Networks-On-Chip
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
