Tagged Repair Techniques for Defect Tolerance in Hybrid Nano/Cmos Architecture

IEEE Transactions on Nanotechnology - United States
doi 10.1109/tnano.2010.2045393
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Performance Simulation and Analysis of a CMOS/nano Hybrid Nanoprocessor System

Nanotechnology
Mechanics of MaterialsElectronic EngineeringMechanical EngineeringMaterials ScienceNanoscienceElectricalBioengineeringNanotechnologyChemistry
2009English

Modeling Techniques for Strained CMOS Technology

2009English

Optical Techniques for Defect Evaluation in Vehicles

2012English

CMOS-Memristor Hybrid Nanoelectronics for AES Encryption

2013English

Hybrid Postprocessing Etching for CMOS-compatible MEMS

Journal of Microelectromechanical Systems
Electronic EngineeringElectricalMechanical Engineering
1997English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Multifunctional Nano-Architecture for Biomedical Applications

English

Microfluidic-Based Screening of Resveratrol and Drug-Loading PLA/Gelatine Nano-Scaffold for the Repair of Cartilage Defect

Artificial Cells, Nanomedicine and Biotechnology
MedicineBiotechnologyBiomedical EngineeringPharmaceutical Science
2018English

Design Approach for Fault Tolerance in FPGA Architecture

International Journal of VLSI Design & Communication Systems
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy