Amanote Research
Register
Sign In
Program Phase Directed Dynamic Cache Way Reconfiguration for Power Efficiency
doi 10.1109/aspdac.2007.358101
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2007
Authors
Subhasis Banerjee
G. Surendra
S. K. Nandy
Publisher
IEEE
Related search
Region-Based Way-Partitioning on L1 Data Cache for Low Power
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Input Based Dynamic Reconfiguration for Low Power Image Processing and Secure Transmission
International Journal of Trend in Scientific Research and Development
Design of Cache Memory With Cache Controller for Low Power
TSO-CC: Consistency Directed Cache Coherence for TSO
Dynamic System Reconfiguration
Dynamic Reconfiguration for Internal Monitoring Services
Advances in Computer and Electrical Engineering
Dynamic Power Efficiency Improvement for PWM Class-D Amplifier
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
An Open Framework for Dynamic Reconfiguration
A Reconfigurable Cache Architecture for Energy Efficiency
