Gate Replacement Technique for Reducing Leakage Current in Wallace Tree Multiplier

Journal of Computer Science - United States
doi 10.3844/jcssp.2013.155.158
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Science Publications

Related search

Design of High Speed Wallace Tree Multiplier Using 8-2 and 4-2 Adder Compressors

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Model and Analysis of Gate Leakage Current in Ultrathin Nitrided Oxide MOSFETs

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2002English

Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits

2007English

Interface Trap Effect on Gate Induced Drain Leakage Current in Submicron N-MOSFET's

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
1994English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2003English

Correlation Between Hot Carrier Stress, Oxide Breakdown and Gate Leakage Current for Monitoring Plasma Processing Induced Damage on Gate Oxide

English

Failure Analysis Using IDD Current Leakage and Photo Localization for Gate Oxide Defect of CMOS VLSI

2010English

Pulse Sequences for Suppressing Leakage in Single-Qubit Gate Operations

Physical Review B
OpticalElectronicCondensed Matter PhysicsMagnetic Materials
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy