Minimizing Power Consumption of Spatial Division Based Networks-On-Chip Using Multi-Path and Frequency Reduction

doi 10.1109/dsd.2012.85
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Minimizing Power Consumption in Virtualized Cellular Networks

2018English

An Efficient Power Reduction Technique in Orthogonal Frequency Division Multiplexing System Using Tone Reservation

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2013English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Minimizing Energy Consumption in Sensor Networks Using a Wakeup Radio

English

Service-Based Design of Systems on Chip and Networks on Chip

Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices
2005English

Enabling Accurate Modeling of Power and Energy Consumption in an ARM-based System-On-Chip

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2013English

Reduction in Power Consumption of Packet Counter on VIRTEX-6 FPGA by Frequency Scaling

2017English

Using Efficient Path Profiling to Optimize Memory Consumption of On-Chip Debugging for High-Level Synthesis

Transactions on Embedded Computing Systems
HardwareArchitectureSoftware
2017English

Design of Power Line Carrier Communication System Based on Orthogonal Frequency Division Multiplexing

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy