A 120-mW 3-D Rendering Engine With 6-Mb Embedded DRAM and 3.2-Gb/S Runtime Reconfigurable Bus for PDA Chip

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2002.803051
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search