Power-Optimal Encoding for a DRAM Address Bus

IEEE Transactions on Very Large Scale Integration (VLSI) Systems- United States

doi 10.1109/92.994988

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Irredundant Address Bus Encoding for Low Power

English

Low Power Address Bus Encoding Using Loop Prediction

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Universal Rotate Invert Bus Encoding for Low Power VLSI

International Journal of VLSI Design & Communication Systems
2012English

Low-Power Memory Mapping Through Reducing Address Bus Activity

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1999English

Bus Encoding Architecture for Low-Power Implementation of an AMBA-based SoC Platform

IEE Proceedings - Computers and Digital Techniques
2002English

A Comparison Between Conventional and Optimal Power System Stabilizers for a Single Machine to an Infinite Bus Power System

International Journal on Power Engineering and Energy
2013English

A Comparison Between Optimal and Conventional Power System Stabilizers for a Single Machine to an Infinite Bus Power System

The International Conference on Electrical Engineering
2006English

Optimal Detector Location for Bus Signal Priority

Transportation Research Record
CivilMechanical EngineeringStructural Engineering
2004Danish

DC Bus Voltage Control for a Distributed Power System

IEEE Transactions on Power Electronics
Electronic EngineeringElectrical
2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy