Amanote Research
Register
Sign In
Power-Optimal Encoding for a DRAM Address Bus
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- United States
doi 10.1109/92.994988
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Electronic Engineering
Electrical
Architecture
Software
Date
April 1, 2002
Authors
M. Pedram
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
Irredundant Address Bus Encoding for Low Power
Low Power Address Bus Encoding Using Loop Prediction
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Universal Rotate Invert Bus Encoding for Low Power VLSI
International Journal of VLSI Design & Communication Systems
Low-Power Memory Mapping Through Reducing Address Bus Activity
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Bus Encoding Architecture for Low-Power Implementation of an AMBA-based SoC Platform
IEE Proceedings - Computers and Digital Techniques
A Comparison Between Conventional and Optimal Power System Stabilizers for a Single Machine to an Infinite Bus Power System
International Journal on Power Engineering and Energy
A Comparison Between Optimal and Conventional Power System Stabilizers for a Single Machine to an Infinite Bus Power System
The International Conference on Electrical Engineering
Optimal Detector Location for Bus Signal Priority
Transportation Research Record
Civil
Mechanical Engineering
Structural Engineering
DC Bus Voltage Control for a Distributed Power System
IEEE Transactions on Power Electronics
Electronic Engineering
Electrical
