Amanote Research
Register
Sign In
Power-Optimal Encoding for a DRAM Address Bus
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- United States
doi 10.1109/92.994988
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Electronic Engineering
Electrical
Architecture
Software
Date
April 1, 2002
Authors
M. Pedram
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
