Amanote Research
Register
Sign In
OCV-aware Top-Level Clock Tree Optimization
doi 10.1145/2591513.2591541
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2014
Authors
Tuck-Boon Chan
Kwangsoo Han
Andrew B. Khang
Jae-Gon Lee
Siddhartha Nath
Publisher
ACM Press
Related search
Analysis of Clock Trees for Optimization Through Multi Point Clock Tree Synthesis
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Multi-Level Genetic Algorithm (MLGA) for the Construction of Clock Binary Tree
Travels in a Tree-Top.
Low-Power Clock Tree Synthesis for 3d-ICs
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Memory-Aware Tree Partitioning on Homogeneous Platforms
Clock Tree Optimization in Synchronous CMOS Digital Circuits for Substrate Noise Reduction Using Folding of Supply Current Transients
Proceedings - Design Automation Conference
Control
Systems Engineering
Electronic Engineering
Simulation
Hardware
Computer Science Applications
Electrical
Architecture
Modeling
Transition Time Bounded Low-Power Clock Tree Construction
Clock Tree Synthesis With Data-Path Sensitivity Matching
Context Aware Dynamic Traffic Signal Optimization
International Journal of Computer Applications
