High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation

International Journal of Computing Algorithm
doi 10.20894/ijcoa.101.005.001.013
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Integrated Intelligent Research (IIR)

Related search

An Efficient Low Power Viterbi Decoder Design Using T-Algorithm

International Journal of Computer Applications
2013English

Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine

International Journal of Computer Applications
2013English

A Two-Stage Decoder for Pragmatic Trellis-Coded M-PSK Modulation Using a Symbol Transformation

IEEE Transactions on Communications
Electronic EngineeringElectrical
2001English

Design of Asynchronous Viterbi Decoder Using Pipeline Architecture

International Journal for Research in Applied Science and Engineering Technology
2018English

Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL

IOSR Journal of Electronics and Communication Engineering
2013English

High Speed Low Complexity Radix-16 Max-Log-Map SISO Decoder

2012English

Low Power Mix Logic Design Using Line Decoder: A Review

International Journal of Trend in Scientific Research and Development
2018English

The Design of Efficient Viterbi Decoder and Realization by FPGA

Modern Applied Science
2012English

Development of High-Speed and Low-Power Microprocessors Using Superconductive Circuits

IEEJ Transactions on Fundamentals and Materials
Electronic EngineeringElectrical
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy