Hybrid Stacked Memory Architecture for Energy Efficient Embedded Chip-Multiprocessors Based on Compiler Directed Approach

doi 10.1109/igcc.2015.7393714

Full Text

Abstract

Available in

Date

Authors

Publisher

IEEE

Related search

Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2004English

Compiler Directed Parallelization of Loops in Scale for Shared-Memory Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2003English

Energy-Aware Computation Duplication for Improving Reliability in Embedded Chip Multiprocessors

2006English

A Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient Biomedical Signal Processing

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2017English

System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors

2006English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Optimizing Array-Intensive Applications for On-Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2005English

An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors

2006English

An Energy Efficient Architecture of IoT Based on Service Oriented Architecture (SOA)

Informatica (Slovenia)
Theoretical Computer ScienceComputer Science ApplicationsArtificial IntelligenceSoftware
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy