Hybrid Stacked Memory Architecture for Energy Efficient Embedded Chip-Multiprocessors Based on Compiler Directed Approach

doi 10.1109/igcc.2015.7393714