Amanote Research

Amanote Research

    RegisterSign In

Discover open access scientific publications

Search, annotate, share and cite publications


Publications by Andreas Veneris

Robust QBF Encodings for Sequential Circuits With Applications to Verification, Debug, and Test

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2010English

Automated Design Debugging With Maximum Satisfiability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2010English

Bounded Model Debugging

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2010English

Debugging With Dominance: On-The-Fly RTL Debug Solution Implications

2011English

Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG

Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic EngineeringElectrical
2005English

Efficient SAT-based Boolean Matching for FPGA Technology Mapping

2006English

Spatial and Temporal Design Debug Using Partial MaxSAT

2009English

Automating Logic Rectification by Approximate SPFDs

2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy