Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Asit K. Mishra
Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs
Related publications
System Level Interconnect Design for Network-On-Chip Using Interconnect IPs
3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Metallization Technologies on a Smooth Resin Surface for the Next Generation of Flip Chip Packaging
Transactions of The Japan Institute of Electronics Packaging
Publisher Correction: Integrating Photonics With Silicon Nanoelectronics for the Next Generation of Systems on a Chip
Nature
Multidisciplinary
Structural Characteristics of Carbon Nanofibers for On-Chip Interconnect Applications
Applied Physics Letters
Astronomy
Physics
Trends in Emerging On-Chip Interconnect Technologies
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
An Application-Specific Design Methodology for On-Chip Crossbar Generation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Design of Next Generation Alloys for Additive Manufacturing
Material Design & Processing Communications
