Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by R. Rajwar
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
Related publications
Scalable Custom Instructions Identification for Instruction-Set Extensible Processors
A Scalable Double In-Memory Checkpoint and Restart Scheme Towards Exascale
Toward Kilo-Instruction Processors
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Instruction Scheduling for Instruction Level Parallel Processors
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Scalable Unix Tools on Parallel Processors
Towards Scalable and Sustainable Active Learning in a Large Engineering Department
Proceedings of the Canadian Engineering Education Association (CEEA)
Adaptive Scalable SVD Unit for Fast Processing of Large LSE Problems
Highly Scalable Linear Solvers on Thousands of Processors.
Scalable Hardware Memory Disambiguation for High ILP Processors
