Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Roberto Suaya
Leveraging the Geometric Properties of On-Chip Transmission Line Structures to Improve Interconnect Performance: A Case Study in 65nm
Related publications
A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Leveraging Lock Contention to Improve OLTP Application Performance
Proceedings of the VLDB Endowment
Computer Science
Trends in Emerging On-Chip Interconnect Technologies
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
System Level Interconnect Design for Network-On-Chip Using Interconnect IPs
Measurement and Modeling of On-Chip Transmission Line Effects in a 400 MHz Microprocessor
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A Linear-Time Complex-Valued Eigenvalue Solver for Full-Wave Analysis of Large-Scale On-Chip Interconnect Structures
IEEE Transactions on Microwave Theory and Techniques
Electronic Engineering
Radiation
Electrical
Condensed Matter Physics
Foundation Engineering for Transmission Line Structures
Marquardt Inverse Modeling of the Residual Gravity Anomalies Due to Simple Geometric Structures: A Case Study of Chromite Deposit
Contributions to Geophysics and Geodesy
