Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Sangeeta Mangesh
Performance Comparison of 4T, 3T and 3T1D DRAM Cell Design on 32NM Technology
Related publications
Single Event Transient Effects on 3T and 4T CMOS Active Pixel Sensors for Different Technologies
Australian Journal of Electrical and Electronics Engineering
Electronic Engineering
Electrical
Performance Analysis of N-Type Gated Diode Three-Transistor DRAM in 180nm Technology
HELIX
Design of 3T Gain Cell for Ultra Low Power Applications
International Journal for Research in Applied Science and Engineering Technology
VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency
Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology
International Journal of Trend in Scientific Research and Development
Performance Based Comparative Analysis of MOS Structures at 32nm and 20nm Node
IJARCCE
Evaluation of the Parameters of Ring Oscillators Using the CMOS and CNT 32nm Technology
International Journal for Research in Applied Science and Engineering Technology
A DRAM Centric NoC Architecture and Topology Design Approach
Design and Failure Analysis of Logic-Compatible Multilevel Gain-Cell-Based Dram for Fault-Tolerant VLSI Systems
