Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Vijaykrishnan Narayanan
A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures
Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs
Related publications
FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm
International Journal of Advance Engineering and Research Development
Layout Guidelines for 3D Architectures Including Optical Ring Network-On-Chip (ORNoC)
A Low Latency Wormhole Router for Asynchronous On-Chip Networks
Design of a Switching Node (Router) for On-Chip Networks
Performance Evaluation of CDMA Router for Network-On-Chip
International Journal of VLSI Design & Communication Systems
A Study of Optimization Techniques for 3D Networks-On-Chip Architectures for Low Power and High Performance Applications
International Journal of Computer Applications
AOCR: Adaptive on Chip Router Algorithm for Multicore Domain Controller Platform
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Design of Priority Based Reconfigurable Router in Network on Chip
Informacije MIDEM
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Reconfigurable On-Chip Communication Link for Efficient Communication
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
