Hybrid Check Node Architectures for NB-LDPC Decoders

IEEE Transactions on Circuits and Systems I: Regular Papers- United States

doi 10.1109/tcsi.2018.2866882

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search