Chaos-Based Bitwise Dynamical Pseudorandom Number Generator on FPGA

IEEE Transactions on Instrumentation and Measurement - United States
doi 10.1109/tim.2018.2877859
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Efficient Design of Chaos Based 4 Bit True Random Number Generator on FPGA

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

On-The-Fly Evaluation of FPGA-Based True Random Number Generator

2009English

A Pseudorandom Number Generator With KECCAK Hash Function

International Journal of Computer and Electrical Engineering
2011English

The Serial Test for a Nonlinear Pseudorandom Number Generator

Mathematics of Computation
Computational MathematicsApplied MathematicsNumber TheoryAlgebra
1996English

A Comparative Study and Analysis of Some Pseudorandom Number Generator Algorithms

Security and Privacy
2018English

A Nonlinear Congruential Pseudorandom Number Generator With Power of Two Modulus

Mathematics of Computation
Computational MathematicsApplied MathematicsNumber TheoryAlgebra
1988English

A Robust Chaos-Based True Random Number Generator Embedded in Reconfigurable Switched-Capacitor Hardware

2007English

A Pseudo Random Number Generator Based on the Chaotic System of Chua's Circuit, and Its Real Time FPGA Implementation

Applied Mathematical Sciences
2013English

Design and FPGA Implementation of a Pseudo-Random Bit Sequence Generator Using Spatiotemporal Chaos

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy