Amanote Research

Amanote Research

    RegisterSign In

Verification of a Transactional Memory Manager Under Hardware Failures and Restarts

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-319-06410-9_31
Full Text
Open PDF
Abstract

Available in full text

Categories
Computer ScienceTheoretical Computer Science
Date

January 1, 2014

Authors
Ognjen MarićChristoph Sprenger
Publisher

Springer International Publishing


Related search

A Review of Hardware Transactional Memory in Multicore Processors

Information Technology Journal
2009English

Hardware Transactional Memory With Software-Defined Conflicts

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2012English

TMbarrier: Speculative Barriers Using Hardware Transactional Memory

2018English

Exploring Garbage Collection With Haswell Hardware Transactional Memory

ACM SIGPLAN Notices
2014English

What Scientific Applications Can Benefit From Hardware Transactional Memory?

2012English

Partition-Based Hardware Transactional Memory for Many-Core Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

Hardware Transactional Memories

Advances in Systems Analysis, Software Engineering, and High Performance Computing
English

Snapshots and Software Transactional Memory

Science of Computer Programming
Software
2005English

Extensible Transactional Memory Testbed

Journal of Parallel and Distributed Computing
Computer NetworksHardwareCommunicationsArchitectureTheoretical Computer ScienceArtificial IntelligenceSoftware
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy