A Low-Powercarry Cut-Backapproximate Adder With Fixed-Point Implementation and Floating-Point Precision

doi 10.1145/2897937.2897964
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press

Related search

A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Design and DSP Implementation of Fixed-Point Systems

Eurasip Journal on Advances in Signal Processing
HardwareElectronic EngineeringSignal ProcessingElectricalArchitecture
2002English

Fixed-Point Implementation of Discrete Hirschman Transform

2018English

An Efficient Multiple Precision Floating-Point Multiply-Add Fused Unit

Microelectronics Journal
2016English

Low Power Floating-Point Multiplication and Squaring Units With Shared Circuitry

2013English

Processor Design Using 32 Bit Single Precision Floating Point Unit

International Journal of Trend in Scientific Research and Development
2018English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Floating-Point Arithmetic

2005English

Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division

2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy