Single-Event Mitigation in Combinational Logic Using Targeted Data Path Hardening

IEEE Transactions on Nuclear Science - United States
doi 10.1109/tns.2005.860714
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Mitigation of Soft Errors on 65NM Combinational Logic Gates via Buffer Gate

International Journal of VLSI Design & Communication Systems
2015English

Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG

Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic EngineeringElectrical
2005English

M-Of-N Code Decomposition for Indicating Combinational Logic

2010English

Intellectual Property Protection by Watermarking Combinational Logic Synthesis Solutions

1998English

Modeling of Single-Event Effects in Circuit-Hardened High-Speed SiGe HBT Logic

IEEE Transactions on Nuclear Science
Electronic EngineeringNuclearNuclear EnergyHigh Energy PhysicsEngineeringElectrical
2001English

Seismic Event Interpretation Using Fuzzy Logic and Neural Networks

1994English

Regular Path Expressions in Feature Logic

Journal of Symbolic Computation
Computational MathematicsNumber TheoryAlgebra
1994English

Regular Path Expressions in Feature Logic

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1993English

On the Use of Evolutionary Programming for Combinational Logic Circuits Design

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy