Mitigation of Soft Errors on 65NM Combinational Logic Gates via Buffer Gate
International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2015.6301
Full Text
Open PDFAbstract
Available in full text
Date
June 30, 2015
Authors
Publisher
Academy and Industry Research Collaboration Center (AIRCC)