Amanote Research
Register
Sign In
Analysis and Modeling of Jitter and Frequency Tolerance in Gated Oscillator Based CDRs
doi 10.1109/iscas.2006.1693033
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
A. Tajalli
P. Muller
M. Atarodi
Y. Leblebici
Publisher
IEEE
Related search
Jitter Transfer and Jitter Tolerance Analysis of Bang-Bang Clock and Data Recovery Circuits
Jitter-Aware Time-Frequency Resource Allocation and Packing Algorithm
Tradeoffs in Design of Low-Power Gated-Oscillator Clock and Data Recovery Circuits
Journal of Low Power Electronics
Electronic Engineering
Electrical
Predicting the Phase Noise and Jitter of PLLBased Frequency Synthesizers
Analysis of a Chaotic Memristor Based Oscillator
Abstract and Applied Analysis
Applied Mathematics
Analysis
Analysis and Modeling Based on Cepstrum for Haptic Presentation Considering Frequency Features of Vibration in Rubbing Motion
IEEJ Journal of Industry Applications
Electronic Engineering
Industrial
Mechanical Engineering
Energy Engineering
Automotive Engineering
Manufacturing Engineering
Electrical
Power Technology
Statistical Analysis and Modeling of Low-Frequency Radio Noise and Improvement of Low-Frequency Communications
Tolerance Analysis — Form Defects Modeling and Simulation by Modal Decomposition and Optimization
CAD Computer Aided Design
Computer Science Applications
Computer Graphics
Computer-Aided Design
Manufacturing Engineering
Industrial
Analysis and Synthesis of State-Feedback Controllers With Timing Jitter
IEEE Transactions on Automatic Control
Control
Systems Engineering
Computer Science Applications
Electrical
Electronic Engineering
