Tradeoffs in Design of Low-Power Gated-Oscillator Clock and Data Recovery Circuits

Journal of Low Power Electronics - United States
doi 10.1166/jolpe.2007.145
Full Text
Abstract

Available in full text

Date
Authors
Publisher

American Scientific Publishers

Related search

Design Considerations for High Speed Clock and Data Recovery Circuits

English

Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits

IEEE Transactions on Circuits and Systems I: Regular Papers
Electronic EngineeringElectrical
2015English

Jitter Transfer and Jitter Tolerance Analysis of Bang-Bang Clock and Data Recovery Circuits

English

Charge Recycling in Power-Gated CMOS Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2008English

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

A Fully Integrated 1.7-3.125 GBPS Clock and Data Recovery Circuit Using a Gated Frequency Detector

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2005English

Design of Low Power and Low Phase Noise Current Starved Ring Oscillator for RFID Tag EEPROM

Informacije MIDEM
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2019English

Temperature-Compensated CMOS Ring Oscillator for Power-Management Circuits

Electronics Letters
Electronic EngineeringElectrical
2007English

All-Digital Clock and Data Recovery Architectures

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy