Enabling Highly Efficient Batched Matrix Multiplications on SW26010 Many-Core Processor

Transactions on Architecture and Code Optimization - United States
doi 10.1145/3378176
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

A Comparative Analysis of RTOS and Linux Scalability on an Embedded Many-Core Processor

Journal of Information Processing
2018English

A Methodology for Precise Comparisons of Processor Core Architectures for Homogeneous Many-Core DSP Platforms

2010English

Locality-Aware Parallel Sparse Matrix-Vector and Matrix-Transpose-Vector Multiplication on Many-Core Processors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2016English

Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor

Mathematics
Mathematics
2019English

Parallel AES Encryption Engine for Many Core Processor Arrays Using Masked S-Box

International Journal of Recent Contributions from Engineering, Science & IT (iJES)
2014English

Efficient Computation of Motif Discovery on Intel Many Integrated Core (MIC) Architecture

BMC Bioinformatics
BiochemistryApplied MathematicsComputer Science ApplicationsStructural BiologyMolecular Biology
2018English

Energy Efficient Network-On-Chip Architectures for Many-Core Near-Threshold Computing System

Journal of Low Power Electronics
Electronic EngineeringElectrical
2019English

Swarm Processor System: Hardware Process Scheduler Based Energy Efficient Multi-Core System

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Efficient Protection of the Pipeline Core for Safety-Critical Processor-Based Systems

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy