Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor

Mathematics - Switzerland
doi 10.3390/math7121159
Full Text
Abstract

Available in full text

Categories
Mathematics
Date
Authors
Publisher

MDPI AG

Related search

A Pipelined, Multi-Processor Architecture for a Connectionless Server for Broadband ISDN.

English

Swarm Processor System: Hardware Process Scheduler Based Energy Efficient Multi-Core System

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

A Task-Efficient Sink Node Based on Embedded Multi-Core soC for Internet of Things

Future Generation Computer Systems
HardwareComputer NetworksSoftwareArchitectureCommunications
2018English

A Digit Pipelined Dynamic Time Warp Processor.

1986English

Efficient Processing of Spatial Range Queries on Wireless Broadcast Streams

International Journal of Database Management Systems
2014English

Enabling Highly Efficient Batched Matrix Multiplications on SW26010 Many-Core Processor

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2020English

A Parallelized Implementation of Turbo Decoding Based on Network on Chip Multi - Core Processor

Journal of Engineering Science and Technology Review
Engineering
2014English

Efficient Node Processor With Cycle State Capture Unit (CSCU) for Secure Intercommunication Module

International Journal of Computer Applications
2013English

A Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient Biomedical Signal Processing

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy