A Universal Automatic On-Chip Measurement of FPGA’s Internal Setup and Hold Times
IEICE Electronics Express - Japan
doi 10.1587/elex.13.20160810
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2016
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)