Hardware Implementation Study of the Deficit Table Egress Link Scheduling Algorithm

doi 10.1109/icpp.2009.65
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Hardware Implementation of Montgomery's Modular Multiplication Algorithm

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1993English

Hardware-Based Implementation of the Common Approximate Substring Algorithm

English

Hardware Implementation of a Communication Link for 5G Communication in the Tropical Regions

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2020English

A Simple Greedy Algorithm for Link Scheduling With the Physical Interference Model

2009English

Scheduling of a LQ Control Algorithm for Efficient FPGA Implementation

IFAC Proceedings Volumes
2008English

Hardware Implementation of Artificial Neural Networks Using Back Propagation Algorithm on Fpga

International Journal of Research in Engineering and Technology
2016English

A Hardware Algorithm for High Speed Morpheme Extraction and Its Implementation

1990English

Distributed Link Scheduling Algorithm Based on Successive Interference Cancellation in MIMO Wireless Networks

Wireless Communications and Mobile Computing
Computer NetworksElectronic EngineeringInformation SystemsElectricalCommunications
2019English

Hardware Implementation of an Additive Bit-Serial Algorithm for the Discrete Logarithm Modulo 2^k

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy