A New Approach to Simulating N-Mosfet Gate Current Degradation by Including Hot-Electron Induced Oxide Damage

IEEE Transactions on Electron Devices - United States
doi 10.1109/16.726653
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Correlation Between Hot Carrier Stress, Oxide Breakdown and Gate Leakage Current for Monitoring Plasma Processing Induced Damage on Gate Oxide

English

Aspect Ratio Model for Radiation-Tolerant Dummy Gate-Assisted N-Mosfet Layout

International Scholarly Research Notices
2014English

Enhancement-Mode In0.53Ga0.47As N-Mosfet With Self-Aligned Gate-First Process and CVD HfAlO Gate Dielectric

2008English

Double-Gate MOSFET Based Reconfigurable Cells

Electronics Letters
Electronic EngineeringElectrical
2007English

Interface Trap Effect on Gate Induced Drain Leakage Current in Submicron N-MOSFET's

IEEE Transactions on Electron Devices
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
1994English

The Temperature Dependence of the Electron Mobility Degradation Mechanisms in N-Channel Metal-Oxide-Semiconductor Field Effect Transistors With ZrO2 and Sm2O3 Gate Dielectrics

Applied Physics Letters
AstronomyPhysics
2007English

Analytical Modelling and Performance Analysis of Double-Gate MOSFET-based Circuit Including Ballistic/Quasi-Ballistic Effects

Molecular Simulation
Materials ScienceInformation SystemsCondensed Matter PhysicsSimulationChemical EngineeringModelingChemistry
2009English

Double Gate MOSFET by ESS (Empty Space in Silicon) Architecture

2003English

Design of Booth Multiplier Using Double Gate MOSFET

International Journal of Computer Applications
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy