Low Power Reconfigurable FP-FFT Core With an Array of Folded DA Butterflies

Eurasip Journal on Advances in Signal Processing - Germany
doi 10.1186/1687-6180-2014-144
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Low-Power Optically Controlled Patch Antenna of Reconfigurable Beams

International Journal of Antennas and Propagation
Electronic EngineeringElectrical
2014English

Log-Periodic Folded Monopole Array

1964English

Reconfigurable Multi-Butterfly Parallel Radix-R FFT Processor

Journal of Data Analysis and Information Processing
2019English

Mapping Parallel FFT Algorithm Onto SmartCell Coarse-Grained Reconfigurable Architecture

2009English

A Novel Linear Sparse Array With Reconfigurable Pixel Antenna Elements

International Journal of Antennas and Propagation
Electronic EngineeringElectrical
2020English

Compact Triangulation Sensor Array Constructed by Folded Wafer

2004English

Big Prime Field FFT on Multi-Core Processors

2019English

Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs

English

Reconfigurable and Versatile Bilrc Architecture Design With an Area and Power Efficient Technique

International Journal of Research in Engineering and Technology
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy