Thermal Management of On-Chip Caches Through Power Density Minimization
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2007.896916
Full Text
Open PDFAbstract
Available in full text
Date
May 1, 2007
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)