Amanote Research
Register
Sign In
Area- And Throughput-Optimized VLSI Architecture of Sphere Decoding
doi 10.1109/vlsisoc.2010.5642593
Full Text
Open PDF
Abstract
Available in
full text
Date
September 1, 2010
Authors
Markus Wenk
Lukas Bruderer
Andreas Burg
Christoph Studer
Publisher
IEEE
Related search
Low-Complexity High-Throughput Decoding Architecture for Convolutional Codes
Eurasip Journal on Wireless Communications and Networking
Computer Networks
Computer Science Applications
Signal Processing
Communications
Iterative Decoding in Analog VLSI
VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes
Performance of Sphere Decoding of Block Codes
IEEE Transactions on Communications
Electronic Engineering
Electrical
Implementation of Iterative Decoding Algorithms on Digital VLSI Platforms
VLSI Architecture for MB-OFDM Transmitter
IOSR journal of VLSI and Signal Processing
Pipeline Structure Schnorr-Euchner Sphere Decoding Algorithm
Communications and Network
Area-Time Complexity for VLSI
VLSI Architecture of the Fuzzy Fingerprint Vault System
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
