Amanote Research
Register
Sign In
Superimposed In-Circuit Fault Mitigation for Dynamically Reconfigurable FPGAs
doi 10.1109/radecs.2017.8696242
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2017
Authors
Alexandra Kourfali
David Merodio Codinachs
Dirk Stroobandt
Publisher
IEEE
Related search
A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Hardware JIT Compilation for Off-The-Shelf Dynamically Reconfigurable FPGAs
Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs
Resource Management for Dynamically-Challenged Reconfigurable Systems
Aspects of Dynamically Reconfigurable Logic
MARTE Based Modeling Approach for Partial Dynamic Reconfigurable FPGAs
Dynamically Reconfigurable Distributed Database Systems.
High Level Modeling of Dynamic Reconfigurable FPGAs
International Journal of Reconfigurable Computing
Hardware
Architecture
Enhancement of Incremental Design for FPGAs Using Circuit Similarity
