Amanote Research

Amanote Research

    RegisterSign In

MARTE Based Modeling Approach for Partial Dynamic Reconfigurable FPGAs

doi 10.1109/estmed.2008.4696994
Full Text
Open PDF
Abstract

Available in full text

Date

October 1, 2008

Authors
Imran Rafiq QuadriSamy MeftaliJean-Luc Dekeyser
Publisher

IEEE


Related search

High Level Modeling of Dynamic Reconfigurable FPGAs

International Journal of Reconfigurable Computing
HardwareArchitecture
2009English

Dynamic Partial Reconfiguration in FPGAs

2009English

Reconfigurable Address Generators for Stream-Based Computation Implemented on FPGAs

English

A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2001English

Superimposed In-Circuit Fault Mitigation for Dynamically Reconfigurable FPGAs

2017English

Hardware JIT Compilation for Off-The-Shelf Dynamically Reconfigurable FPGAs

English

Failure Driven Dynamic Search Control for Partial Order Planners: An Explanation Based Approach

Artificial Intelligence
LinguisticsLanguageArtificial Intelligence
1996English

Method for Dynamic Power Monitoring on FPGAs

2014English

Introduction to Special Issue on Reconfigurable Computing and FPGAs

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy