Amanote Research

Amanote Research

    RegisterSign In

Low Power Magnitude Comparator Circuit Design

International Journal of Computer Applications
doi 10.5120/16308-5535
Full Text
Open PDF
Abstract

Available in full text

Date

May 16, 2014

Authors
Vijaya ShekhawatTripti SharmaK. G. Sharma
Publisher

Foundation of Computer Science


Related search

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

A Fast Shaping Low Power Amplifier-Comparator Integrated Circuit for Silicon Strip Detectors

IEEE Transactions on Nuclear Science
Electronic EngineeringNuclearNuclear EnergyHigh Energy PhysicsEngineeringElectrical
1995English

Ultra-Low Power Read-Out Integrated Circuit Design

2012English

IC Layout Design of 4-Bit Magnitude Comparator Using Electric VLSI Design System

IOSR Journal of VLSI and Signal Processing
2017English

A Low Power CMOS Analog Circuit Design for Acquiring Multichannel EEG Signals

International Journal of VLSI Design & Communication Systems
2015English

Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development
Computer Science
2006English

Low-Voltage Low-Power Pipelined Input Subsampled Replica Algorithmic Noise-Tolerant Motion Estimation Circuit Design

2013English

High Performance Low Leakage Power Full Subtractor Circuit Design Using Rate Sensing Keeper

International Journal of Research in Engineering and Technology
2014English

Ultra Low Voltage Subthreshold Circuit Design

IEICE ESS Fundamentals Review
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy