CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research - Pakistan
doi 10.3923/ajsr.2014.238.247
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Science Alert

Related search

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Low Power Magnitude Comparator Circuit Design

International Journal of Computer Applications
2014English

Design and Implementation of Ternary Logic Circuits for VLSI Applications

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model

2017English

A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2000English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development
Computer Science
2006English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy