Amanote Research
Register
Sign In
A Minimal Dual-Core Speculative Multi-Threading Architecture
doi 10.1109/iccd.2004.1347947
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
S.T. Srinivasan
H. Akkary
T. Holman
Publisher
IEEE
Related search
Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Transparent Multi-Core Speculative Parallelization of DES Models With Event and Cross-State Dependencies
On-Chip Bus Architecture Optimization for Multi-Core SoC Systems
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Dynamic Branch Speculation in a Speculative Parallelization Architecture for Computer Clusters
Concurrency Computation Practice and Experience
Computer Networks
Communications
Computer Science Applications
Computational Theory
Mathematics
Theoretical Computer Science
Software
Research on Multi-Core Embedded Computer Architecture Based on Cloud Computing
A Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient Biomedical Signal Processing
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems
An Architecture for Exploiting Multi-Core Processors to Parallelize Network Intrusion Prevention
An Improved Multi-Threading Data Acquisition System of Acoustic Signal
