A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States

doi 10.1109/43.703932