Amanote Research
Register
Sign In
An Efficient Hardware Interleaver for 3G Turbo Decoding
doi 10.1109/rawcon.2003.1227927
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
P. Ampadu
K. Kornegay
Publisher
IEEE
Related search
Efficient Decoding Technique for Block Product Turbo Codes
International Journal of Multimedia and Ubiquitous Engineering
Computer Science
Joint Interleaver Design for Multiple Turbo Codes
Combined Turbo Equalization and Turbo Decoding
High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder
Memory Reduced MAP Decoding for Double-Binary Turbo Decoder
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder
Viturbo: A Reconfigurable Architecture for Viterbi and Turbo Decoding
An Improved Log-Map Algorithm Based on Polynomial Regression Function for LTE Turbo Decoding
Design and Implementation of a Configurable Interleaver/Deinterleaver for Turbo Codes in 3GPP Standard
