Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

doi 10.1109/iscas.2013.6572102
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder

2011English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

Design and Implementation of a Configurable Interleaver/Deinterleaver for Turbo Codes in 3GPP Standard

2009English

Joint Interleaver Design for Multiple Turbo Codes

English

Fast Converging Generalized Turbo Decoding Scheme With Enhanced Throughput for Mobile Radio

Communications and Network
2013English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

2007English

An Efficient Hardware Interleaver for 3G Turbo Decoding

English

New Architecture for High Data Rate Turbo Decoding of Product Codes

English

Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders With Fully-Parallel Processing Units

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy