High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder

doi 10.1109/asap.2011.6043259
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

2013English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

2007English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

Joint Interleaver Design for Multiple Turbo Codes

English

Design and Implementation of a Configurable Interleaver/Deinterleaver for Turbo Codes in 3GPP Standard

2009English

An Efficient Hardware Interleaver for 3G Turbo Decoding

English

Ultra-Light Decoder for Turbo Product Codes

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2018English

Flexible and High-Efficiency Turbo Product Code Decoder Design

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Low Complexity Decoder for CCSDS Turbo Codes

IOSR Journal of Electronics and Communication Engineering
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy