A Novel Sequential Circuit Optimization With Clock Gating Logic

doi 10.1109/iccad.2008.4681579