Amanote Research
Register
Sign In
A Novel Sequential Circuit Optimization With Clock Gating Logic
doi 10.1109/iccad.2008.4681579
Full Text
Open PDF
Abstract
Available in
full text
Date
November 1, 2008
Authors
Unknown
Publisher
IEEE
Related search
Sequential Logic Rectifications With Approximate SPFDs
Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Clock Gating and Negative Edge Triggering for Energy Recovery Clock
A Novel Leakage-Tolerant Domino Logic Circuit With Feedback From Footer Transistor in Ultra Deep Submicron CMOS
A Dendritic Disinhibitory Circuit Mechanism for Pathway-Specific Gating
Nature Communications
Astronomy
Genetics
Molecular Biology
Biochemistry
Chemistry
Physics
Reversible Logic Circuit Synthesis
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Reversible Logic Circuit Synthesis
Power Reduction Through Clock Gating by Symbolic Manipulation
A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology
Circuits and Systems
