Amanote Research
Register
Sign In
Transition Time Bounded Low-Power Clock Tree Construction
doi 10.1109/iscas.2005.1465120
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Unknown
Publisher
IEEE
Related search
Low-Power Clock Tree Synthesis for 3d-ICs
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Process-Variation Robust and Low-Power Zero-Skew Buffered Clock-Tree Synthesis Using Projected Scan-Line Sampling
Multi-Level Genetic Algorithm (MLGA) for the Construction of Clock Binary Tree
Low G-Sensitive Quartz Resonators, and Low-Power Clock Utilizing the Resonators
Score Bounded Monte-Carlo Tree Search
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Analysis of Clock Trees for Optimization Through Multi Point Clock Tree Synthesis
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Bayesian Detection in Bounded Height Tree Networks
IEEE Transactions on Signal Processing
Electronic Engineering
Signal Processing
Electrical
Double-Tree Scan: A Novel Low-Power Scan-Path Architecture
A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
