Amanote Research
Register
Sign In
Process-Variation Robust and Low-Power Zero-Skew Buffered Clock-Tree Synthesis Using Projected Scan-Line Sampling
doi 10.1109/aspdac.2005.1466549
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
C. Chung-Ping Chen
Publisher
IEEE
Related search
Low-Power Clock Tree Synthesis for 3d-ICs
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Double-Tree Scan: A Novel Low-Power Scan-Path Architecture
Optimized Low Voltage Low Power Dynamic Comparator Robust to Process, Voltage and Temperature Variation
Indonesian Journal of Electrical Engineering and Computer Science
Control
Electronic Engineering
Information Systems
Signal Processing
Computer Networks
Hardware
Communications
Optimization
Electrical
Architecture
Transition Time Bounded Low-Power Clock Tree Construction
Optimal Useful Clock Skew Scheduling in the Presence of Variations Using Robust ILP Formulations
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Analysis of the Impact of Process Variations on Clock Skew
IEEE Transactions on Semiconductor Manufacturing
Electronic Engineering
Industrial
Condensed Matter Physics
Manufacturing Engineering
Optical
Electrical
Magnetic Materials
Electronic
Analysis of Clock Trees for Optimization Through Multi Point Clock Tree Synthesis
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Clock Tree Synthesis With Data-Path Sensitivity Matching
The Associative-Skew Clock Routing Problem
