Process-Variation Robust and Low-Power Zero-Skew Buffered Clock-Tree Synthesis Using Projected Scan-Line Sampling

doi 10.1109/aspdac.2005.1466549
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE


Related search